

may we serve you further?

FILLING OUT THIS CARD WILL HELP BECAUSE...

By knowing the type of project you are working on and the types of circuits that are of particular interest, we may be able to supply you with special applications information as well as literature on appropriate state-of-the-art devices about which you may not be aware. In addition, this information will enable us to put you on a list to receive mailings of specific interest to you.

1. I have a ☐ research
☐ development and production

project on _____ equipment for which there are special requirements for the _____ circuits.

2. This is a ☐ Present Application ☐ Future Application (within the next year).

3. Other comments _____

4. Please have your representative ☐ Phone Me ☐ Visit Me
regarding _____.

Name _____ Title _____

Company _____

Division _____ Dept./ Mail Zone _____

Address _____ Phone _____ Ext. _____

City _____ State _____ Zip _____

Literature Sent P 1/C 4 6 _____

FIRST CLASS
Permit No. 2565
PHOENIX
ARIZONA

BUSINESS REPLY MAIL

No Postage stamp necessary if mailed in The United States

POSTAGE WILL BE PAID BY



MOTOROLA
Semiconductor Products Inc.

P.O. Box 955 • Phoenix, Arizona 85001

Attn: Technical Information Department



IMPORTANT

**for prompt, personal
follow-up service on
Motorola Semiconductors,
see reverse side**



MOTOROLA
Semiconductors
BOX 955 • PHOENIX, ARIZONA 85001

MC652F

MC652G

DIGITAL INTEGRATED CIRCUITS
MC652F/MC652G
DS 9052

VARIABLE THRESHOLD HIGH-NOISE-IMMUNITY R-S FLIP-FLOP

- Greater Noise Immunity than Standard Logic Circuits
- Noise Immunity Selectable from 2 volts to 5 volts
- Noise Immunity Essentially Constant over the Entire Operating Temperature Range
- Power Supply Selectable from 4 volts to 10 volts
- Two set and two reset inputs are available as individual gating circuits to allow logic operations to be performed while generating the set and reset functions.
- A shift register stage may be made by using two MC652 units.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Rating	Unit
Power Supply Voltage	V_{CC} V_{EE}	12 -12	Vdc
Input Voltage	V_{in}	12	Vdc
Current (all pins)	—	30	mAdc
Operating Temperature Range	T_A	0 to +75	$^\circ\text{C}$
Storage Temperature Range	T_{stg}	-65 to +175	$^\circ\text{C}$

NOTE: To assure correct biasing apply negative voltage to V_{EE} pin ONLY.

VTL GATED R-S FLIP-FLOP INTEGRATED CIRCUIT


MONOLITHIC
SILICON EPITAXIAL PASSIVATED

AUGUST 1965 — DS 9052




12-PIN TO-5

14-PIN FLAT PACKAGE



LEAD 1 IDENTIFIED BY
IMPRESSION ON
UNDERSIDE OF CASE
ALL PINS ELECTRICALLY
ISOLATED FROM PACKAGE

CIRCUIT SCHEMATIC



SET — RESET MODE*

S_1	S_2	R_1	R_2	Q^{n+1}
0	X	0	X	Q^n
0	X	X	0	Q^n
X	0	0	X	Q^n
X	0	X	0	Q^n
0	1	1	1	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	NA

X = don't care

DC SET — RESET MODE†

\bar{S}_{dc}	\bar{R}_{dc}	Q^{n+1}
0	0	NA
0	1	1
1	0	0
1	1	Q^n

* $\bar{R}_{dc} = \bar{S}_{dc} = 1$

† $(S_1 + S_2) \cdot (R_1 + R_2) = 0$

MOTOROLA Semiconductor Products Inc.



A SUBSIDIARY OF MOTOROLA INC.

ELECTRICAL CHARACTERISTICS: $V_{CC} = 10 \text{ Vdc}$, $V_{EE} = -10 \text{ Vdc}$, $T_A = 0 \text{ to } +75^\circ\text{C}$ unless otherwise noted

Characteristic	Symbol	Min	Typ	Max	Unit
Output "LOW" Voltage $I_Q = 12 \text{ mA}$, R_1 and $R_2 = V_{CC}$ $I_{\bar{Q}} = 12 \text{ mA}$, S_1 and $S_2 = V_{CC}$	Q \bar{Q}	— —	— —	0.725 0.725	Vdc Vdc
Output "HIGH" Voltage $I_Q = -25 \mu\text{A}$, S_1 and $S_2 = V_{CC}$ $I_{\bar{Q}} = -25 \mu\text{A}$, R_1 and $R_2 = V_{CC}$	Q \bar{Q}	9.65 9.65	— —	— —	Vdc Vdc
Input Leakage Current ($V_{in} = +10 \text{ Vdc}$)	I_R	—	—	5.0	μA dc
Input "DOWN" Current Inputs individually to ground	I_F	—	—	3.0	mA dc
Ground DC Noise Immunity Voltage (Fan-Out = 4)	V_{NG}	—	3.7	—	Vdc
Switching Times, Figure 2 and 3 (Fan-Out = 1) Set-Reset Mode	t_{d1} t_{d2}	— —	40 75	— —	nsec nsec
DC $\overline{\text{Set}}\text{-}\overline{\text{Reset}}$ Mode	t_{d1} t_{d2}	— —	40 70	— —	nsec nsec
Supply Current (All Inputs Open)	I_{CC} I_{EE}	— —	— —	23.0 7.5	mA dc mA dc
Input Capacitance ($f = 100 \text{ kc}$, Input Bias = 0, unused pins grounded)	C_{in}	—	3	—	pf
Output Capacitance ($f = 100 \text{ kc}$, Input pins grounded)	C_{out}	—	14	—	pf
Fan-Out	n	—	—	4	—


FIGURE 1 — AVERAGE POWER DISSIPATION versus POWER SUPPLY VOLTAGE

FIGURE 2 — PROPAGATION DELAY versus TEMPERATURE




FIGURE 3 — TEST CIRCUIT PROPAGATION DELAY




FIGURE 4 — "SET" PULSE AMPLITUDE versus PULSE WIDTH





FIGURE 5 — "SET" PULSE AMPLITUDE versus PULSE WIDTH TEST CIRCUITS



MOTOROLA Semiconductor Products Inc.

BOX 955 • PHOENIX, ARIZONA 85001 • A SUBSIDIARY OF MOTOROLA INC.



MOTOROLA Semiconductors

BOX 955 • PHOENIX, ARIZONA 85001

VARIABLE THRESHOLD HIGH-NOISE-IMMUNITY LOGIC GATES

- Greater Noise Immunity than Standard Logic Circuits
- Noise Immunity Selectable from 2 Volts to 5 Volts
- Noise Immunity Essentially Constant over the Entire Temperature Range (0 to +75°C)
- Logic Swing Selectable from +4 Volts to +10 Volts
- Typical Propagation Delay 50nsec at +25°C

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Rating	Unit
Power Supply Voltage	V_{CC}	+12	Vdc
Power Supply Voltage	V_{EE}	-12	Vdc
Input Voltage	V_{in}	+12	Vdc
Current (All Pins)	—	30	mA dc
Operating Temperature Range	T_A	0 to +75	°C
Storage Temperature Range	T_{stg}	-65 to +175	°C

MC650G

DUAL 3-INPUT

MC651F

DUAL 4-INPUT

VTL
NAND/NOR GATE
INTEGRATED CIRCUITS

MONOLITHIC SILICON
EPITAXIAL PASSIVATED


AUGUST 1965 — DS 9050

12-PIN TO-5
MC650G


14-PIN FLAT PACKAGE
MC651F




LEAD IDENTIFIED BY
IMPRESSION ON
UNDER SIDE OF CASE
ALL PINS ELECTRICALLY
ISOLATED FROM PACKAGE



CIRCUIT SCHEMATIC AND LOGIC DIAGRAMS



MC650G — DUAL 3 INPUT GATE



MC651F — DUAL 4 INPUT GATE

MOTOROLA Semiconductor Products Inc.



A SUBSIDIARY OF MOTOROLA INC.

DIGITAL INTEGRATED CIRCUITS
MC650G/MC651F
DS 9050

ELECTRICAL CHARACTERISTICS ($V_{CC} = 10\text{ Vdc}$, $V_{EE} = -10\text{ Vdc}$, $T_A = 0$ to $+75^\circ$ unless otherwise noted)

Characteristic	Figure No.	Symbol	Min	Typ	Max	Unit
Output Saturation Voltage ($I_{out} = 15\text{ mA}$, All Inputs to V_{CC})		$V_{max} \text{ "0"}$	—	—	0.725	Vdc
Output High Voltage ($I_{out} = -25\text{ }\mu\text{A}$, All Inputs to ground)		$V_{min} \text{ "1"}$	9.65	—	—	Vdc
Input Leakage Current ($V_{in} = +10\text{ V}$)		I_R	—	—	5.0	μA
Input Down Current (Inputs individually to ground)		I_F	—	—	3.0	mAdc
TRANSFER CHARACTERISTICS						
Output Voltage ($V_{IL(min)} = 4.3\text{ V}$, $I_{out} = -25\text{ }\mu\text{A}$) ($V_{IH(max)} = 6.5\text{ V}$, $I_{out} = 15\text{ mA}$)	1	V_{out}	9.55 —	— —	— 0.750	Vdc
Ground DC Noise Immunity (Fan-Out = 5)	9	V_{NG}	—	3.7	—	Vdc
SWITCHING TIME						
Propagation Delay (Fan-Out = 5)	16	t_{d2}	—	45	—	nsec
Propagation Delay (Fan-Out = 1)		t_{d1}	—	55	—	nsec
Output Capacitance ($f = 100\text{ kc}$, input pins grounded)		C_{out}	—	11	—	pf
Input Capacitance ($f = 100\text{ kc}$, input bias = 0 V, unused pins grounded)		C_{in}	—	4	—	pf
Supply Current - Both Gates Inputs Open		I_{CC} I_{EE}	— —	— —	19 7.5	mAdc mAdc
Inputs Ground		I_{CC} I_{EE}	— —	— —	10.0 7.5	mAdc mAdc
Fan-Out		n	—	—	5	—

FIGURE 1 — TRANSFER CHARACTERISTIC DEFINITIONS





FIGURE 2 — INPUT/OUTPUT TRANSFER CHARACTERISTIC VARIATIONS WITH TEMPERATURE



TYPICAL CHARACTERISTIC CURVES

FIGURE 3 — INPUT DC NOISE MARGIN versus POWER SUPPLY RATIO





FIGURE 4 — INPUT DC NOISE MARGIN versus TEMPERATURE





FIGURE 5 — GROUND NOISE IMMUNITY versus POWER SUPPLY RATIO




FIGURE 6 — POWER DISSIPATION versus POWER SUPPLY RATIO





FIGURE 7 — GROUND NOISE IMMUNITY versus TEMPERATURE



TEST CIRCUITS

FIGURE 3 — INPUT NOISE MARGIN





FIGURE 9 — GROUND NOISE IMMUNITY



PULSE NOISE TESTS

For a given pulse width, the pulse amplitude is increased until the output goes “high”. This is defined as the “Failure Point”

FIGURE 10 — SIGNAL-LINE NEGATIVE PULSE AMPLITUDE versus PULSE WIDTH





FIGURE 11 — SIGNAL-LINE POSITIVE PULSE AMPLITUDE versus PULSE WIDTH





FIGURE 12 — GROUND-LINE POSITIVE PULSE AMPLITUDE versus PULSE WIDTH





FIGURE 13 — t_{d2} PROPAGATION DELAY versus TEMPERATURE




FIGURE 14 — t_{d1} PROPAGATION DELAY versus TEMPERATURE




FIGURE 15 — AVERAGE PROPAGATION DELAY versus POWER SUPPLY RATIO




FIGURE 16 — SWITCHING TIME TEST CIRCUIT




FIGURE 17 — RISE TIME versus TEMPERATURE





FIGURE 18 — FALL TIME versus TEMPERATURE



MOTOROLA Semiconductor Products Inc.

BOX 955 • PHOENIX, ARIZONA 85001 • A SUBSIDIARY OF MOTOROLA INC.

948 PRINTED IN USA 8-65 IMPERIAL LITHO 7602

DS 9050